Story perspectives

TSMC Unveils 40x Performance Boosting Chip Innovation

4/25/2025

23 4

Summary

Story summary

TSMC is pushing the boundaries of technology with its groundbreaking CoWoS (Chip-on-Wafer-on-Substrate) innovation, unveiling a massive 9.5-reticle-sized chip package measuring 120×150 mm. This leap could boost performance by an astonishing 40 times compared to standard processors, revolutionizing high-performance computing and AI. Excitingly, plans for larger interposers and the advanced System-on-Wafer (SoW-X) design promise even greater computational power ahead.

1 of 1

Story summary

TSMC is pushing the boundaries of technology with its groundbreaking CoWoS (Chip-on-Wafer-on-Substrate) innovation, unveiling a massive 9.5-reticle-sized chip package measuring 120×150 mm. This leap could boost performance by an astonishing 40 times compared to standard processors, revolutionizing high-performance computing and AI. Excitingly, plans for larger interposers and the advanced System-on-Wafer (SoW-X) design promise even greater computational power ahead.